| FORM PTO-1449 (Modified) U.S Dept. of Commerce (Rev. 7-80) Patent and Trademark Office<br><br>**INFORMATION DISCLOSURE CITATION**<br><br>(Use several sheets if necessary) | Atty Docket No.<br><br>SII-2510 [SMIG0155] | Appln. No.<br><br>NEW |
|---|---|---|
| | Applicant(s)<br>BONG-JOON LEE, et al. | |
| | Filing Date<br>Herewith | Group<br>Unknown |

| U.S. PATENT DOCUMENTS | | | | | | | |
|---|---|---|---|---|---|---|---|
| *Examiner Initials | | Document Number | Date | Name | Class | Subclass | Filing Date |
| | AA | | | | | | |

| FOREIGN PATENT DOCUMENTS | | | | | | | |
|---|---|---|---|---|---|---|---|
| *Examiner Initials | | Document Number | Date | Country | Class | Subclass | Translation YES   NO |
| | AB | | | | | | |

| OTHER DOCUMENTS | | |
|---|---|---|
| /JJ/ | AC | Savoj, J. et al., *"A 10-Gb/s CMOS Clock and Data Recovery Circuit with a Half-Rate Linear Phase Detector"* IEEE Journal of Solid-State Circuits, Vol. 36, No. 5, May 2001, pages 761-767. |
| /JJ/ | AD | Lee, Sang-Hyun, et al., *"A 5Gb/s 0.25µm CMOS Jitter-Tolerant Variable-Interval Oversampling Clock/Data Recovery Circuit,"* 2002 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pages 256-257 and 465 (February 2002). |
| /JJ/ | AE | Moon, Yongsam, et al., *"A 0.6 – 2.5Gbaud CMOS Tracked 3x Oversampling Transceiver with Dead-Zone Phase Detection for Robust Clock/Data Recovery,"* 2001 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pages 212-213 and 448 (February 2001). |
| /JJ/ | AF | Green, M, et al., *"OC-192 Transmitter in Standard 0.18µm CMOS,"* 2002 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pages 248-249 (February 2002). |
| /JJ/ | AG | Fiedler, A., et al., *"A 1.0625Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis,"* 1997 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pages 238-239 (February 1997). |
| /JJ/ | AH | Larsson, Patrik, *"A 2-1600-MHz CMOS Clock Recovery PLL with Low-Vdd Capability,"* IEEE Journal of Solid-State Circuits, Vol. 34, No. 12, December 1999, pages 1951-1960. |

| Examiner<br><br>/Jaison Joseph/ | Date Considered<br><br>03/29/2007 |
|---|---|

\* Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.